High Speed Layout Design Guidelines for i.MX

更新时间 2016-08-29

This application note describes the maximum memory bus frequency of a low power memory system in terms of stability, capacitive loading, and production margin. This data will be useful to customers in their design of low ...

类型 文档标题 格式 版本 文件大小 下载次数
英文文档 High Speed Layout Design Guidelines for i.MX pdf REV 2 657.55KB 270