更新时间 2016-07-27
The i.MX 6 series has several phase-locked loops (PLLs) used for clock generation. Certain PLLs also support phase fractional dividers (PFDs) to generate additional clock outputs. The use of these PFD clock ...
类型 | 文档标题 | 格式 | 版本 | 文件大小 | 下载次数 |
---|---|---|---|---|---|
英文文档 | Configuration of Phase Fractional Dividers | REV 0 | 243.36KB | 198 |