Potential Signal Race in the CMOS Sensor Interface Module

更新时间 2016-08-31

This document describes about the potential signal race situation in the CSI. This happens in between HSYNC and PIXCLK, when there is a poor routing in the PCB layout. In case the race situation is triggered, an invalid ...