在线时间0 小时
UID183412
注册时间2008-12-22
NXP金币0
该用户从未签到
新手上路

- 积分
- 15
- 最后登录
- 1970-1-1
|
各位大侠:
我在使用mc9shz128 的锁相环 功能,将外部8mhz晶振倍频到50mhz,对相关寄存器做如下设置:
void CPU_init(void)
{
asm("nop"); //nop instruction
INITRM=0x39; //Internal RAM Position Register ram location 0x2800-0x3fff
//RAM15=0,RAM14=0,RAM13=1,RAM12=1,RAM11=1,??=0,??=0,RAMHAL=1
INITEE=0x01; //Internal EEPROM Position Register EEON=1 ;ENABLE E2PROM
//EE15=0,EE14=0,EE13=0,EE12=0,??=0,??=0,??=0,EEON=1
MISC=0x0D; //Miscellaneous System Control Register
//??=0,??=0,??=0,??=0,EXSTR1=1,EXSTR0=1,ROMHM=0,ROMON=1
CRGINT=0X00;
EBICTL=0x00; //External Bus Interface Control Register
//??=0,??=0,??=0,??=0,??=0,??=0,??=0,ESTR=0
PEAR=0x10; //Port E Assignment Register NORMAL siggle chip mode
//NOACCE=0,??=0,PIPOE=0,NECLK=1,LSTRE=0,RDWE=0,??=0,??=0
CLKSEL=0x00; //CRG Clock Select Register
//PLLSEL=0,PSTP=0,SYSWAI=0,ROAWAI=0,PLLWAI=0,CWAI=0,RTIWAI=0,COPWAI=0
// PLLCTL=0x00; //CRG PLL Control Register
//PLLON=0
PLLCTL_CME=0;
PLLCTL_SCME=0;
SYNR=0x18; //CRG Synthesizer Register
//??=0,??=0,SYN5=0,SYN4=1,SYN3=1,SYN2=0,SYN1=0,SYN0=0
REFDV=0x07; //CRG Reference Divider Register
//??=0,??=0,??=0,??=0,REFDV3=0,REFDV2=1,REFDV1=1,REFDV0=1
PLLCTL_PLLON=1 ;
PLLCTL_AUTO=1 ;
asm("nop")
asm("nop")
while(CRGFLG_LOCK==0){asm("nop");} //时钟是否稳定
CLKSEL=0x80; //CRG Clock Select Register
//PLLSEL=1
INTCR_IRQEN=0;
}
仿真 结果 CRGFLG_LOCK一直都没置1,是不是哪个寄存器设置有问题,烦请指点,不胜感激。
|
|