[求助]PDB模块不会使用

sfd123-302670

谁能提供一个完整的使用PDB模块设计的微秒级延时代码？非常感谢！

我知道答案 目前已有1人回答

阅读全文

FSL_FAE_ConstYu

在飞思卡尔官方例程代码中有关于PDB触发ADC采样的的例程代码，其中关于PDB的初始化代码如下,你可以参照修改。
void pdb_init(void)
{
int i;
//use ptd10 11 to indicate program status
//enable ptd10 11 as rgpio funciton
PORTD_PCR11  = PORT_PCR_MUX(1)|PORT_PCR_DSE_MASK;
PORTD_PCR10  = PORT_PCR_MUX(1)|PORT_PCR_DSE_MASK;

//enable ptd10 11 as output
GPIOD_PDDR  |= 0xC00;
//output 0
GPIOD_PDOR =0;

  //-------------------------pdb setup---------------------------------
//1.Set to software trigger input
//2.Enable pdb module
//3.Prescale set to 0
//4. LDMOD = 0: load immediately after setting LDOK
//5. enable PDB sequence error interrupt
//Only enable pdb module then you can write in all channel delay value

PDB0_SC = 0x00000000;

// NOTE: PDB must be enabled before writting to buffered registers
// otherwise, it will be always previous value.
//Enable PDB
PDB0_SC |= PDB_SC_PDBEN_MASK;

PDB0_SC |= PDB_SC_TRGSEL(0xF);
   
  //Enable continuous mode
PDB0_SC |= PDB_SC_CONT_MASK;

//Enable pre-trigger out to ADC0/1
PDB0_CH0C1 = PDB_C1_TOS(3)|PDB_C1_EN(3);
PDB0_CH1C1 = PDB_C1_TOS(3)|PDB_C1_EN(3);

//Set CH0 DLY0/1
PDB0_CH0DLY0 = 0;
PDB0_CH0DLY1 = 3648;    // delay the conversion time = 76us

//Set CH1 DLY0/1
PDB0_CH1DLY0 = 0;
PDB0_CH1DLY1 = 3648;    // delay the conversion time = 76us

//Set PDB_MOD to 156us corresponding to sampling frequency Fs=6.4KHz
PDB0_MOD = 7488;

//Set interrupt delay value
PDB0_IDLY = 7488;

//Load delay value
PDB0_SC |= PDB_SC_LDOK_MASK;

//Enable interrupt
PDB0_SC |= PDB_SC_PDBIE_MASK;
PDB0_SC |= PDB_SC_PDBEIE_MASK;
//Set software trigger
PDB0_SC |= PDB_SC_SWTRIG_MASK;
}

sfd123-302670

谢谢版主！！！！！！！！！