在线时间2221 小时
UID3253523
注册时间2016-3-21
NXP金币2873
该用户从未签到
超级版主
 
- 积分
- 24883
- 最后登录
- 2025-7-20
|
发表于 2018-6-26 09:47:37
|
显示全部楼层
楼主你好,请看下手册中关于CnV寄存器更新的条件:
当: • CLKS[1:0] ≠ 0:0, and • FTMEN = 0
更新情况:
• If the selected mode is Output Compare, then CnV register is updated on the
next FTM counter change, end of the prescaler counting, after CnV register
was written.
• If the selected mode is EPWM, then CnV register is updated after CnV
register was written and the FTM counter changes from MOD to CNTIN. If
the FTM counter is at free-running counter mode then this update occurs
when the FTM counter changes from 0xFFFF to 0x0000.
• If the selected mode is CPWM, then CnV register is updated after CnV
register was written and the FTM counter changes from MOD to (MOD –
0x0001).
也就是说,这个and的条件也满足之后,才能更新。我估计你没更新的时候,应该是这个and的counter条件还没满足。
|
|